FEC RS (254,250) core is compliant with standard VESA Display Port version 1.4/2.0/2.1. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. FEC RS (254,250) IIP is proven in FPGA environment.
FEC RS (254,250) IIP is supported natively in Verilog and VHDL
- Features
-
- VESA Display Port version 1.4/2.0/2.1 compliant.
- Supports full FEC functionality.
- Supports Reed Solomon (254,250) FEC, 10-bit symbols.
- Supports the input and output data widths of multiples of 10-bit.
- Supports the parity generation of 40 bits.
- Supports the bit locker mechanism.
- Supports the Syndrome calculation.
- Supports the Berlekamp's algorithm.
- Supports the Chien search for error position.
- Supports the Error correction of 20 bits.
- Supports up to the 2 symbols of error correction.
- Supports the pipelined mechanism for the error correction.
- Benefits
-
- Single site license option is provided to companies designing in a single site.
- Multi sites license option is provided to companies designing in multiple sites.
- Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
- Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
- Deliverables
-
SmartDV's FEC RS (254,250) IP contains following
- The FEC RS (254,250) interface is available in Source and netlist products.
- The Source product is delivered in plain text verilog.If needed VHDL,SystemC code can also be provided.
- Easy to use Verilog Test Environment with Verilog Testcases
- Lint, CDC, Synthesis, Simulation Scripts with waiver files
- Documentation contains User's Guide and Release notes.
